

WHAT IS CLAIMED IS:

1. A semiconductor device, comprising:  
an N-type substrate;  
a P-type region within said N-type substrate;  
a thick oxide formed over said P-type region;  
a P<sup>+</sup> gate electrode formed over said thick oxide and coupled to a first voltage supply line; and  
P<sup>+</sup> pick-up terminals within said P-type region adjacent the gate electrode and coupled to a second voltage supply line; and  
whereby said semiconductor device functions as a capacitor during operation.
2. The device of claim 1, wherein a gate-to-substrate voltage is maintained at less than zero volts.
3. The device of claim 1, wherein said P<sup>+</sup> gate comprises polysilicon.
4. The device of claim 1, wherein said N-type substrate comprises a deep NWELL.
5. The device of claim 1, wherein said thick oxide is between about 20 and 100 Å thick.
6. A phase locked loop circuit, comprising:  
an oscillator to output a reference clock signal;  
a reference frequency divider to receive and divide the reference clock signal, and output a reference signal;

a comparison frequency divider to receive a control voltage signal and output a comparison signal;

a phase comparator to receive the reference signal and the comparison signal, wherein said phase comparator compares the reference signal with the comparison signal and outputs a frequency difference signal and a phase difference signal;

a charge pump to receive the frequency difference and the phase difference signals and output a charge pump signal;

a low-pass filter to receive the charge pump signal and output a low pass filter signal; and

a voltage controlled oscillator to receive the low pass filter signal and output the control voltage signal, and

wherein said low-pass filter comprises a capacitor formed by an N-type substrate;

a P-type region within said N-type substrate;

a thick oxide formed over said P-type region;

a  $P^+$  gate electrode formed over said thick oxide and coupled to a first voltage supply line; and

$P^+$  pick-up terminals within said P-type region adjacent the gate electrode and coupled to a second voltage supply line.

7. The circuit of claim 6, wherein a gate-to-substrate voltage is maintained at less than zero volts.

8. The circuit of claim 6, wherein said  $P^+$  gate comprises polysilicon.

9. The circuit of claim 6, wherein said N-type substrate comprises a deep NWELL.

10. The circuit of claim 6, wherein said thick oxide is between about 20 and 100 $\text{\AA}$  thick.

11. In a low-pass filter for a phase locked loop (PLL) circuit, a capacitor comprising:

an N-type substrate;  
a P-type region within said N-type substrate;  
a thick oxide formed over said P-type region;  
a P<sup>+</sup> gate electrode formed over said thick oxide and coupled to a first voltage supply line; and  
P<sup>+</sup> pick-up terminals within said P-type region adjacent the gate electrode and coupled to a second voltage supply line,

whereby a gate-to-substrate voltage is maintained at less than zero volts to maintain a stable control voltage for the PLL.

12. The capacitor of claim 11, wherein a gate-to-substrate voltage is maintained at less than zero volts.

13. The capacitor of claim 11, wherein said P<sup>+</sup> gate electrode comprises polysilicon.

14. The capacitor of claim 11, wherein said N-type substrate comprises a deep NWELL.

15. The capacitor of claim 11, wherein said thick oxide is between about 20 and 100 $\text{\AA}$  thick.

16. A method of making a semiconductor device, comprising the steps of:

forming a P-type region within an N-type substrate;

forming a thick oxide over said P-type region;

forming a P<sup>+</sup> gate electrode over said thick oxide; and

forming P<sup>+</sup> pick-up terminals within said P-type region adjacent the gate electrode,

whereby coupling the P<sup>+</sup> gate electrode to a first voltage supply line and the P<sup>+</sup> pick-up terminals to a second voltage supply line permits said semiconductor device to function as a capacitor.

17. The method of claim 16, further comprising the step of forming the P<sup>+</sup> gate electrode of polysilicon.

18. The method of claim 16, further comprising the step of forming the N-type substrate as a deep NWELL.

19. The method of claim 16, further comprising the step of forming the thick oxide to a thickness of between about 20 and 100Å.